To provide an error correction circuit which is capable of improving the reliability of data by reducing the increase in hardware addition and error correction time and reducing the miscorrection probability of miscorrecting errors. 誤り訂正確率を減らすエラー訂正回路、その方法及び前記回路を備える半導体メモリ装置を提供する。 - 特許庁